

# 5 MHz Single-Supply Operational Amplifiers

### OP183/OP283

#### **FEATURES**

Single-Supply - +3 Volts to +36 Volts Wide Bandwidth - 5 MHz
Low Offset Voltage - <1 mV
High Slew Rate - 10 V/µs
Low Noise - 10 nV/√Hz
Unity-Gain Stable
Input and Output Range Includes GND
No Phase Reversal

APPLICATIONS
Multimedia
Telecom
ADC Buffers
Wide Band Filters
Microphone Preamplifiers

#### **GENERAL DESCRIPTION**

The OP183 is a single-supply, 5 MHz bandwidth amplifier with slew rates of  $10~V/\mu s$ . The OP283 is a dual version. Both can operate from voltages as low as 3 volts and up to 36 volts. This combination of slew rate and bandwidth yields excellent single-supply ac performance making them ideally suited for telecom and multimedia audio applications.


In addition to its ac characteristics, the OP183 family provides good dc performance with guaranteed 1 mV offset. Noise is a respectable 10 nV/ $\sqrt{\text{Hz}}$ . Supply current is only 1.2 mA per amplifier.

These amplifiers are well suited for single-supply applications that require moderate bandwidths even when used in high gain configurations. This makes them useful in filters and instrumentation. Their output drive capability and very wide full power bandwidth make them a good choice for multimedia headphone drivers or microphone input amplifiers.


The OP183 and OP283 are available in 8-pin plastic DIP and SO-8 surface mount packages. They are specified over the extended industrial  $(-40^{\circ}\text{C to } + 85^{\circ}\text{C})$  temperature range.

#### PIN CONNECTIONS


### 8-Lead Narrow-Body SO (S Suffix)




### 8-Lead Epoxy DIP (P Suffix)



### 8-Lead Narrow-Body SO (S Suffix)



### 8-Lead Epoxy DIP (P Suffix)



# OP183/OP283-SPECIFICATIONS

### **ELECTRICAL CHARACTERISTICS** (@ $V_s = +5.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Vos					
l v l					
V os	$V_{\rm CM}$ = 2.5 V, $V_{\rm OUT}$ = 2.5 V, $-40^{\circ} C \le T_{\scriptscriptstyle A} \le +85^{\circ} C$		0.025	1.0 1.25	mV mV
$I_{\mathrm{B}}$	$V_{\rm CM} = 2.5 \ V, \ V_{\rm OUT} = 2.5 \ V, \ -40^{\circ} C \le T_{\scriptscriptstyle \Lambda} \le +85^{\circ} C$		350 430	600 750	nA nA
$I_{OS}$	$V_{CM} = 2.5 \text{ V}, V_{OUT} = 2.5 \text{ V},$		11	±50	nA nA
CMRR	-	0		+3.5	V
Aug	$-40^{\circ}$ C $\leq T_{A} \leq +85^{\circ}$ C	70 100	104		dB V/mV
$\Delta V_{OS}/\Delta T$ $\Delta I_B/\Delta T$	74L 2 m2, 012 = 10 = 010 1		4 -1.6		μV/°C nA/°C
$V_{ m OH} \ V_{ m OL} \ I_{ m SC}$	$R_{L}=2~k\Omega$ to GND $R_{L}=2~k\Omega$ to GND Source Sink	+4.0	4.22 50 25 30	75	V mV mA mA
	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	70	104		dB
$I_{SY}$	$V_{\rm O} = 2.5 \text{ V}, \\ -40^{\circ}\text{C} \le T_{\rm A} \le +85^{\circ}\text{C}$		1.2	1.5	mA
$V_{\rm S}$		+3		±18	V
CD	D 010	_	10		***
BWp t <sub>s</sub>	R <sub>L</sub> = 2 K12 1% Distortion To 0.01%	5	>50 >50 1.5		V/μs kHz μs
GBP			5 46		MHz Degrees
ΨΠ			40		Degrees
e <sub>n p-p</sub> e <sub>n</sub>	$\begin{array}{l} 0.1~Hz~to~10~Hz\\ f=1~kHz,~V_{\rm CM}=2.5~V \end{array}$		2 10		μV p-p nV/√Hz pA/√Hz
	$I_{OS}$ $CMRR$ $A_{VO}$ $\Delta V_{OS}/\Delta T$ $\Delta I_B/\Delta T$ $V_{OH}$ $V_{OL}$ $I_{SC}$ $PSRR$ $I_{SY}$ $V_{S}$ $SR$ $BWp$ $t_{S}$ $GBP$ $\phi m$ $e_{n p-p}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

## **ELECTRICAL CHARACTERISTICS** (@ $V_S = +3.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	$V_{os}$	$V_{CM} = 1.5 \text{ V}, V_{OUT} = 1.5 \text{ V},$		0.3	1.0	mV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			1.25	mV
Input Bias Current	$I_{\rm B}$	$V_{CM} = 1.5 \text{ V}, V_{OUT} = 1.5 \text{ V},$		350	600	nA
I	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			750	nA
Input Offset Current	$I_{OS}$	$V_{CM} = 1.5 \text{ V}, V_{OUT} = 1.5 \text{ V},$		1.1		nA
Innut Valtage Dange		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		11	±50	nA V
Input Voltage Range	CMRR	$V_{CM} = 0 \text{ V to } 1.5 \text{ V},$	0		+1.5	V
Common-Mode Rejection Ratio	CIVIKK	$V_{CM} = 0 \text{ V to } 1.3 \text{ V},$ $-40^{\circ}\text{C} \leq T_{\Delta} \leq +85^{\circ}\text{C}$	70	103		dB
Large Signal Voltage Gain	$A_{VO}$	$R_{L} = 2 \text{ k}\Omega, 0.2 \le V_{O} \le 1.8 \text{ V}$	100	260		V/mV
	Avo	1€ = £ R32, 0.£ ≥ ₹ 0 ≥ 1.6 ₹	100	200		V/IIIV
OUTPUT CHARACTERISTICS	37	D. OLO to CNID	. 0 0	0.05		3.7
Output Voltage High	V <sub>OH</sub>	$R_L = 2 k\Omega \text{ to GND}$	+2.0	2.25 90	125	W WV
Output Voltage Low Short Circuit Limit	V <sub>OL</sub>	$R_L = 2 \text{ k}\Omega \text{ to GND}$ Source		25	123	mA
Short Circuit Liniit	$I_{SC}$	Sink		30		mA
DOWED CLIDDLY		SHIK		30		IIIA
POWER SUPPLY	PSRR	V . 2 5 V to . 2 5 V				
Power Supply Rejection Ratio	rann	$V_S = +2.5 \text{ V to } +3.5 \text{ V},$ $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	60	113		dB
Supply Current/Amplifier	$I_{SY}$	$-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}, V_O = 1.5 \text{ V}$	00	1.2	1.5	mA
	1 <sub>SY</sub>	-40 C ≤ 1 <sub>A</sub> ≤ +65 C, V <sub>0</sub> - 1.5 V		1.2	1.5	IIIA
DYNAMIC PERFORMANCE	CDD			-		
Gain Bandwidth Product	GBP			5		MHz
NOISE PERFORMANCE						,
Voltage Noise Density	e <sub>n</sub>	$f = 1 \text{ kHz}, V_{CM} = 1.5 \text{ V}$		10		nV/√Hz

2– REV. B

### **ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	$V_{os}$			0.01	1.0	mV
_		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			1.25	mV
Input Bias Current	$I_{\mathrm{B}}$			300	600	nA
-		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		400	750	nA
Input Offset Current	$I_{OS}$	$-40 \le T_A \le +85^{\circ}C$		11	±50	nA
Input Voltage Range			-15		+13.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -15 \text{ V to } +13.5 \text{ V},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	70	86		dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 k\Omega$	100	1000		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			3		μV/°C
Bias Current Drift	$\Delta I_{B}/\Delta T$			-1.6		nA/°C
Long Term Offset Voltage	$V_{os}$	Note 1			1.5	mV
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$R_L = 2 \text{ k}\Omega \text{ to GND, } -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	+13.9	14.1		V
Output Voltage Low	V <sub>OL</sub>	$R_L = 2 \text{ k}\Omega \text{ to GND, } -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	1010	-14.05	-13.9	V
Short-Circuit Limit	I <sub>SC</sub>	Source		30		mA
	SC	Sink		50		mA
Open -Loop Output Impedance	Z <sub>OUT</sub>	$f = 1 \text{ MHz}, A_V = +1$		15		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5 \text{ V to } \pm 18 \text{ V},$				
- construction of the cons		$-40^{\circ}$ C $\leq T_{A} \leq +85^{\circ}$ C	70	112		dB
Supply Current/Amplifier	I <sub>SY</sub>	$V_{S} = \pm 18 \text{ V}, V_{O} = 0 \text{ V},$				
11 7	31	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1.2	1.75	mA
Supply Voltage Range	$V_s$	A	+3		±18	V
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$	10	15		V/µs
Full-Power Bandwidth	BW <sub>D</sub>	1% Distortion	10	50		kHz
Settling Time	t <sub>s</sub>	To 0.01%		1.5		μs
Gain Bandwidth Product	GBP	10 0.0170		5		МНz
Phase Margin	φm			56		degrees
	¥					2051005
NOISE PERFORMANCE		0.4.77				* 7
Voltage Noise	$\mathbf{e}_{n\;p-p}$	0.1 Hz to 10 Hz		2		μV p-p
Voltage Noise Density	$\mathbf{e}_{\mathbf{n}}$	f = 1  kHz		10		nV/√Hz
Current Noise Density	i <sub>n</sub>			0.4		pA/√Hz

### WAFER TEST LIMITS (@ $V_s = +5.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	$V_{os}$	$V_S = \pm 15 \text{ V}, V_O = 0 \text{ V}$	1.0	mV max
Input Bias Current	I <sub>B</sub>	$V_{\rm CM} = 2.5 \text{ V}$	$\pm 600$	nA max
Input Offset Current	I <sub>OS</sub>	$V_{\rm CM} = 2.5 \text{ V}$	±50	nA max
Common-Mode Rejection	CMRR	$V_{CM} = 0 \text{ V to } 3.5 \text{ V}$	70	dB min
Power Supply Rejection Ratio	PSRR	$V = \pm 2.5 \text{ V to } \pm 18 \text{ V}$	70	dB min
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 k\Omega, 0.2 \le V_O \le 3.8 V$	100	V/mV min
Output Voltage High	V <sub>OH</sub>	$R_{\rm L} = 2 \text{ k}\Omega$	4.0	V min
Output Voltage Low	V <sub>OL</sub>	$R_L = 2 k\Omega$	75	mV max
Supply Current/Amplifier	I <sub>SY</sub>	$V_S = \pm 15 \text{ V}, V_O = 0 \text{ V}, R_L = \infty$	1.5	mA max

Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

REV.B -3-

NOTES  $^{1}Long~term$  offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at +125  $^{\circ}C,$  with an LTPD of 1.3. Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

ADDOLOTE MAXIMUM KATINGD
Supply Voltage $000000000000000000000000000000000000$
Input Voltage
Differential Input Voltage <sup>2</sup> ±7 V
Output Short-Circuit Duration to GND Indefinite
Storage Temperature Range
P, S Package65°C to +150°C
Operating Temperature Range
OP183/OP283G40°C to +85°C
Junction Temperature Range
P, S Package
Lead Temperature Range (Soldering 60 Sec) +300°C


Package Type	$\theta_{JA}^{3}$	$\theta_{JC}$	Units
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SOIC (S)	158	43	°C/W

#### NOTES


### **ORDERING GUIDE**

Model	Temperature	Package	Package
	Range	Description	Option
OP183GP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP183GS	-40°C to +85°C	8-Pin SOIC	SO-8
OP283GP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP283GS	-40°C to +85°C	8-Pin SOIC	SO-8

#### **DICE CHARACTERISTICS**



OP183 Die Size 0.058 X 0.063 Inch, 3,717 Sq. Mils Substrate (Die Backside) Is Connected to V-. Transistor Count, 30.



OP283 Die Size 0.063 X 0.092 Inch, 5,796 Sq. Mils Substrate (Die Backside) Is Connected to V-. Transistor Count, 55.

 $<sup>^{1}\!\</sup>text{Absolute}$  maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $<sup>^2</sup>For$  supply voltages less than  $\pm 7$  V, the absolute maximum input voltage is equal to the supply voltage. Maximum input current should not exceed 2 mA.  $^3\theta_{JA}$  is specified for the worst case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for P-DIP packages;  $\theta_{JA}$  is specified for device soldered in circuit board for SOIC packages.

### Typical Characteristics-0P183/0P283




Figure 1. OP183 Input Offset Voltage Distribution @ +5 V




Figure 2. OP183 Input Offset Voltage Distribution @ ±15 V




Figure 3. OP283 Input Offset Voltage Distribution @ +5 V




Figure 4. OP283 Input Offset Voltage Distribution @ ±15 V




Figure 5. OP183 Input Offset Voltage Drift ( $TCV_{os}$ ) Distribution @ +5 V




Figure 6. OP183 Input Offset Voltage Drift ( $TCV_{os}$ ) Distribution @  $\pm 15 \text{ V}$ 




Figure 7. OP283 Input Offset Voltage Drift ( $TCV_{os}$ ) Distribution @ +5 V




Figure 8. OP283 Input Offset Voltage Drift ( $TCV_{os}$ ) Distribution @  $\pm 15$  V




Figure 9. OP183/OP283 Maximum Output Swing vs. Frequency @ +3 V

REV.B \_5\_

### OP183/OP283-Typical Characteristics




Figure 10. OP183/OP283 Maximum Output Swing vs. Frequency @ +5 V




Figure 11. OP183/OP283 Maximum Output Swing vs. Frequency @ $\pm$ 15 V




Figure 12. Output Voltage vs. Sink & Source Current




Figure 13. Input Bias Current vs. Common-Mode Voltage




Figure 14. Input Bias Current vs. Temperature




Figure 15. Supply Current per Amplifier vs. Temperature




Figure 16. Supply Current per Amplifier vs. Supply Voltage




Figure 17. Short-Circuit Current vs. Temperature @ +5 V




Figure 18. Short-Circuit Current vs. Temperature @ ±15 V

-6- REV. B




Figure 19. Common-Mode Rejection vs. Frequency




Figure 20. Power Supply Rejection vs. Frequency




Figure 21. Open-Loop Gain and Phase vs. Frequency @ +3 V




Figure 22. Open-Loop Gain and Phase vs. Frequency @ +5 V




Figure 23. Open-Loop Gain and Phase vs. Frequency  $@\pm15~V$ 




Figure 24. Open-Loop Gain vs. Temperature




Figure 25. Closed-Loop Gain vs. Frequency




Figure 26. Slew Rate vs. Temperature




Figure 27. Voltage Noise Density vs. Frequency

REV.B \_\_7\_

### OP183/OP283-Typical Characteristics




Figure 28. Current Noise Density vs. Frequency




Figure 29. Closed-Loop Output Impedance vs. Frequency




Figure 30. Small Signal Overshoot vs. Load Capacitance




Figure 31. Large Signal Performance  $@ \pm 15 V$ 




Figure 32. Small Signal Performance  $@ \pm 15 V$ 




Figure 33. 0.1 Hz to 10 Hz Noise  $@ \pm 2.5 \text{ V}$ 




Figure 34. 0.1 Hz to 10 Hz Noise  $@\pm15~\mathrm{V}$ 




Figure 35. THD + Noise vs. Frequency for Various Loads

-8- REV. B

#### APPLICATIONS

#### **OP183 Offset Adjust**

Figure 36 shows how the OP183's offset voltage can be adjusted by connecting a potentiometer between Pins 1 and 5, and connecting the wiper to  $V_{\text{EE}}.$  The recommended value for the potentiometer is 10 k $\Omega.$  This will give an adjustment range of approximately  $\pm 1$  mV. If larger adjustment span is desired, a 50 k $\Omega$  potentiometer will yield a range of  $\pm 2.5$  mV.




Figure 36. OP183 Offset Adjust

#### **Phase Reversal**

The OP183 family is protected against phase reversal as long as both of the inputs are within the range of the positive supply and the negative supply minus 0.6 volts. However if there is a possibility of either input going beyond these limits, then the inputs should be protected with a series resistor to limit input current to  $2\,\mathrm{mA}$ .

### **Direct Access Arrangement**

The OP183/OP283 can be used in a single supply Direct Access Arrangement (DAA) as is shown in Figure 37. This figure shows a portion of a typical DAA capable of operating from a single +5 volt supply and it should also work on +3 volt supplies with minor modifications. Amplifiers A2 and A3 are configured so that the transmit signal TXA is inverted by A2 and is not inverted by A3. This arrangement drives the transformer differentially so that the drive to the transformer is effectively doubled over a single amplifier arrangement. This application takes advantage of the OP183/283's ability to drive capacitive loads, and to save power in single supply applications.




Figure 37. Direct Access Arrangement

#### +5 Volt Only Stereo DAC for Multimedia

The OP283's low noise and single supply capability are ideally suited for stereo DAC audio reproduction or sound synthesis applications such as multimedia systems. Figure 38 shows an 18-bit stereo DAC output setup that is powered from a single +5 volt supply. The low noise preserves the 18-bit dynamic range of the AD1868. For DACs that operate on dual supplies, the OP283 can also be powered from the same supplies.




Figure 38. +5 Volt Only 18-Bit Stereo DAC

### Low Voltage Headphone Amplifiers

Figure 39 shows a stereo headphone output amplifier for the AD1849 16-bit SoundPort® Stereo Codec device. The pseudoreference voltage is derived from the common-mode voltage generated internally by the AD1849, thus providing a convenient bias for the headphone output amplifiers.




Figure 39. Headphone Output Amplifier for Multimedia Sound Codec

SoundPort is a registered trademark of Analog Devices Inc.

#### Low Noise Microphone Amplifier for Multimedia

The OP183 family is ideally suited as a low noise microphone preamp for low voltage audio applications. Figure 40 shows a gain of 100 stereo preamp for the AD1849 16-bit SoundPort Stereo Codec chip. The common-mode output buffer serves as a "phantom power" driver for the microphones.




Figure 40. Low Noise Stereo Microphone Amplifier for Multimedia Sound CODEC

#### A +3 Volt 50 Hz/60 Hz Active Notch Filter with False Ground

To process ac signals, it may be easier to use a false-ground bias rather than the negative supply as a reference ground. This would reject the power-line frequency interference which oftentimes can obscure low frequency physiological signals, such as heart rates, blood pressures, EEGs, ECGs, et cetera.




Figure 41. +3 Volt Supply 50 Hz/60 Hz Notch Filter with Pseudo Ground

Figure 41 shows a 50 Hz/60 Hz active notch filter for eliminating line noise in patient monitoring equipment. It has several kilohertz

bandwidth and is not sensitive to false-ground perturbations. The simple false-ground circuit shown achieves good rejection of low frequency interference using standard off-the-shelf components.

Amplifier A3 biases A1 and A2 to the middle of their input common-mode range. When operating on a +3 V supply, the center of the OP283's common-mode range is 0.75 V. This notch filter effectively squelches 60 Hz pickup at a filter Q of 0.75. To reject 50 Hz interference, simply change the resistors in the twin-T section (R1 through R5) from 2.67 k $\Omega$  to 3.16 k $\Omega$ .

The filter section uses an OP283 dual op amp in a twin-T configuration whose frequency selectivity is very sensitive to the relative matching of the capacitors and resistors in the twin-T section. Mylar is the material of choice for the capacitors, and the relative matching of the capacitors and resistors determines the filter's pass band symmetry. Using 1% resistors and 5% capacitors produces satisfactory results.

### A Low Voltage Frequency Synthesizer for Wireless Transceiver

The OP183's low noise and the low voltage operation capability serves well for the loop filter of a frequency synthesizer. Figure 42 shows a typical application in a radio transceiver. The phase noise performance of the synthesizer depends on low noise contribution from each component in the loop as the noise is amplified by the frequency division factor of the prescaler.




Figure 42. A Low Voltage Frequency Synthesizer for a Wireless Transceiver

The resistors used in the low-pass filter should be of low to moderate values to reduce noise contribution due to the input bias current as well as the resistors themselves. The filter cutoff frequency should be chosen to optimize the loop constant.

–10– REV. B




Figure 43. OP183 Simplified Schematic

* OP283	SPICE M	Iacro-mod	el	Rev. A, 9/93	G1	98	9	(4,5) 6.28E-4			
*	or roll ivi	iucio inou	01	JCB/ADI	R5	9	98	1.59E9			
*				OCD/IIDI	C2	9	98	10E-12			
* Convrig	ht 1993 h	y Analog	Devices		D1	9	10	DX			
*	,iit 1000 t	y Analog	Devices		D2	11	9	DX			
* Defer to	"DEADI	ME DOC'	' file for License	Statement	E1	10	98	POLY(1) 99 98 -1.35 1.03			
				of the terms and	V2	50	11	-0.63			
		License St		of the terms and	*	00	11	0.00			
* provisio	ns m me	License Si	atement.		* COMMON MODE STAGE WITH ZERO AT 353 Hz						
					*	IOIN MIOI	JE STAC	E WITH ZERO AT 555 HZ			
* Node as	signment		ing innut		ECM	14	98	DOLV(2) (1.08) (2.08) 0.2.5.2.5			
4		noninvert			R7			POLY(2) (1,98) (2,98) 0 3.5 3.5			
*			ng input			14	15	1E6			
<b>*</b>		pos	sitive supply		C4	14	15	3.75E-11			
*			negative supply	,	R8 *	15	98	1			
*			output			T 00 1 11					
*					*POLE AT 20 MHz *						
.SUBCKT OP283 2 1 99 50 45								(0.00) 477.0			
*				GP2	98	31	(9,98) 1E-6				
* INPUT STAGE AND POLE AT 600 kHz				RP2	31	98	1E6				
*					CP2	31	98	7.96E-15			
I1	99	8	1E-4		*						
Q1	4	1		QP		T 1.5 M	Hz				
Q2	5	3	7	QP	*						
CIN	1	2	1.5PF		EZ1	32	98	(31,98) 1E6			
R1	50	4	1591		RZ1	32	33	1E6			
R2	50	5	1591		RZ2	33	98	1			
C1	4	5	83.4E-12		CZ1	32	33	106E-15			
R3	6	8	1075		*						
R4	7	8	1075		*POLE AT 10 MHz						
IOS	1	2	12.5E-9		*						
EOS	3	2	POLY(1) (15	.98) 25E-6 1	GP10	98	40	(33,98) 1E-6			
DC1	2	36	DZ	,,	RP10	40	98	1E6			
DC2	1	36	DZ		CP10	40	98	15.9E-15			
*	•	00	DL		*						
* GAIN STAGE AND DOMINANT POLE AT 10 Hz				* OUTPI	JT STAG	E					
*				11 10 112	*						
EREF	98	0	POLY(2) (99	,0) (50,0) 0 0.5 0.5	RO1	99	45	140			
<b>_</b>	- 0	<del>-</del>	(00	, -, (,-, 5 0.0 0.0							


REV.B -11-

RO2	45	50	140		D10	42	40	DX
G7	45	99	(99,40)	7.14E-3	V5	41	45	1.2
G8	50	45	(40,50)	7.14E-3	V6	45	42	1.5
G9	98	60	(45,40)	7.14E-3	*			
D7	60	61	DX		* MODI	ELS USED	)	
D8	62	60	DX		*			
V7	61	98	DC 0		.MODE	L DX D		
V8	98	62	DC 0		.MODE	L DZ D(IS	S=1E-15 I	3V = 7.0)
GSY	99	50	(99,50)5E-0	6	.MODE	L QP PNP	(BF=143	)
FSY	99	50	POLY(2) V	7 V8 1.075E-3 1 1	.ENDS			
D9	40	41	DX					

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 8-Lead Plastic DIP (N-8)



### 8-Lead Narrow-Body SO (SO-8)

